Wikia

How To Wiki

How to interpret Cadence errors

1,794pages on
this wiki
Talk0
Warning: This page is incomplete, use this article with caution. Please help finish it


Cadence errors and their descriptions

VerilogEdit

  • Error
In Verilog-M... not found in test fixture vermix
Solution
Exit, and delete the sim folder, there is left over crap
  • Error
... not found in map / current
Solution
verilog and symbol pins do not match
  • Error
USRWARN: You have used nondetailed Interface Element (IE) Generation USRERR: MS simulation does not support bidirectional interface element

generated by terminal bin<0> of instance I7

Solution
Verilog block has a port define as Input or Output, and a port in the hierarchy that is connected to the verilog port is defined inoutOuput

VerilogAEdit

  • Error
Unexpectedly low amplitude using ideal opamps.
Solution
The gain of the opamp to low, increase it


Simulation, Edit

  • Error
Bulk-drain source junction current exceeded Imax
Solution
in a mosfets W or L you forgot the unit u

Mixed Signal SimulationEdit

  • Error
Unknown cell type functional
Solution
Change simulator to spectreverilog


  • Error
Netlist Error: Partitioning-- Must correct partitioning errors before continuing with netlisting.
Solution
Stop list and Mixed Signal/Partition option must contain the same views


From HowTo Wiki, a Wikia wiki.

Around Wikia's network

Random Wiki